Home Projects Forum About Us

Systemverilog History & Basics

Prev : Practice Questions : Systemverilog
Section Home Next : Data Types
Overview

SystemVerilog was introduced in 2002 as the IEEE 1800 standard. It currently has its latest revision, which came out in 2018. SystemVerilog is a language which is primarily a superset of Verilog, with the added features of high level programming which make this language convinent to code the models and tesetbenches. Alternately, this language is still used to code RTL designs just like its predecessor, Verilog.

Theory Questions
    VHDL and Verilog.
    The concepts of OOPs which introduced a great deal of re-usability which primarily helps in verification and TB development. Besides this, the added advantage of Assertions and Coverage .
    Most prominent ones are OOPs , Constraint Randomization , Fine-Grain Processing , Assertions , Coverage and Program Block .
    Primarily the ability of write testbenches and validation checks. This feature is not only for the VErif Engineer, but also for designers where in a lot of basic functionality can be verified using simple assertions.